24C128, elektronika schematy, noty aplikacyjne
[ Pobierz całość w formacie PDF ]
Features
•
Low-voltage and Standard-voltage Operation
– 2.7 (V
CC
= 2.7V to 5.5V)
– 1.8 (V
CC
= 1.8V to 3.6V)
Internally Organized 16,384 x 8 and 32,768 x 8
Two-wire Serial Interface
Schmitt Trigger, Filtered Inputs for Noise Suppression
Bidirectional Data Transfer Protocol
1 MHz (5V), 400 kHz (2.7V, 2.5V) and 100 kHz (1.8V) Compatibility
Write Protect Pin for Hardware and Software Data Protection
64-byte Page Write Mode (Partial Page Writes Allowed)
Self-timed Write Cycle (5 ms Max)
High Reliability
– Endurance: One Million Write Cycles
– Data Retention: 40 Years
Extended Temperature and Lead-free/Halogen-free
Devices Available
8-lead JEDEC PDIP, 8-lead JEDEC and EIAJ SOIC, 8-lead MAP, 8-lead TSSOP, 8-lead
SAP and 8-ball dBGA2
Packages
Die Sales: Wafer Form, Waffle Pack, and Bumped Wafers
Two-wire Serial
EEPROMs
128K (16,384 x 8)
256K (32,768 x 8)
Description
The AT24C128/256 provides 131,072/262,144 bits of serial electrically erasable and
programmable read only memory (EEPROM) organized as 16,384/32,768 words of 8
bits each. The device’s cascadable feature allows up to 4 devices to share a common
Two-wire bus. The device is optimized for use in many industrial and commercial appli-
cations where low power and low voltage operation are essential. The devices are
available in space-saving 8-lead JEDEC PDIP, 8-lead JEDEC SOIC, 8-lead EIAJ
SOIC, 8-lead MAP (24C128), 8-lead TSSOP, 8-lead SOIC Array Package and 8-ball
dBGA2 packages. In addition, the entire family is available in 2.7V (2.7V to 5.5V) and
1.8V (1.8V to 3.6V) versions.
AT24C128
(1)
AT24C256
(2)
Notes: 1. Not recommended for
new design; please
refer to AT24C128B
datasheet.
2. Not recommended for
new design; please
refer to AT24C256B
datasheet.
8-lead PDIP
8-lead TSSOP
Table 1.
Pin Configuration
Pin Name
Function
A0
A1
NC
GND
1
2
3
4
8
7
6
5
VCC
WP
SCL
SDA
A0
A1
NC
GND
1
2
3
4
8
7
6
5
VCC
WP
SCL
SDA
A0 - A1
Address Inputs
SDA
Serial Data
SCL
Serial Clock Input
8-lead SOIC
WP
Write Protect
8-lead MAP
NC
No Connect
A0
A1
NC
GND
1
2
3
4
8
7
6
5
VCC
WP
SCL
SDA
VCC
WP
SCL
SDA
8
7
6
5
1
2
3
4
A0
A1
NC
GND
GND
Ground
Bottom View
8-ball dBGA2
8-lead SAP
VCC
WP
SCL
SDA
8
7
6
5
1
2
3
4
A0
A1
NC
GND
VCC
WP
SCL
SDA
8
7
6
5
1
2
3
4
A0
A1
NC
GND
Bottom View
Bottom View
0670T–SEEPR–3/07
1
Absolute Maximum Ratings*
Operating Temperature.................................–55
°
C to +125
°
C
*NOTICE: Stresses beyond those listed under “Absolute
Maximum Ratings” may cause permanent dam-
age to the device. This is a stress rating only and
functional operation of the device at these or any
other conditions beyond those indicated in the
operational sections of this specification is not
implied. Exposure to absolute maximum rating
conditions for extended periods may affect device
reliability.
Storage Temperature ....................................–65
°
C to +150
°
C
Voltage on Any Pin
with Respect to Ground .................................... –1.0V to +7.0V
Maximum Operating Voltage .......................................... 6.25V
DC Output Current........................................................ 5.0 mA
Figure 1.
Block Diagram
2
AT24C128/256
0670T–SEEPR–3/07
AT24C128/256
Pin Description
SERIAL CLOCK (SCL):
The SCL input is used to positive edge clock data into each
EEPROM device and negative edge clock data out of each device.
SERIAL DATA (SDA):
The SDA pin is bidirectional for serial data transfer. This pin is open-
drain driven and may be wire-ORed with any number of other open-drain or open collector
devices.
DEVICE/ADDRESSES (A1, A0):
The A1 and A0 pins are device address inputs that are hard-
wired or left not connected for hardware compatibility with other AT24CXX devices. When the
pins are hardwired, as many as four 128K/256K devices may be addressed on a single bus
system (device addressing is discussed in detail under the Device Addressing section). If the
pins are left floating, the A1 and A0 pins will be internally pulled down to GND if the capacitive
coupling to the circuit board V
CC
plane is <3 pF. If coupling is >3 pF, Atmel recommends con-
necting the address pins to GND.
WRITE PROTECT (WP):
The write protect input, when connected to GND, allows normal write
operations. When WP is connected high to V
CC
, all write operations to the memory are inhib-
ited. If the pin is left floating, the WP pin will be internally pulled down to GND if the capacitive
coupling to the circuit board V
CC
plane is <3 pF. If coupling is >3 pF, Atmel recommends con-
necting the pin to GND.
Memory
Organization
AT24C128/256, 128K/256K SERIAL EEPROM:
The 128K/256K is internally organized as
256/512 pages of 64-bytes each. Random word addressing requires a 14/15-bit data word
address.
3
0670T–SEEPR–3/07
Table 2.
Pin Capacitance
(1)
Applicable over recommended operating range from T
A
= 25
°
C, f = 1.0 MHz, V
CC
= +1.8V.
Symbol
Test Condition
Max
Units
Conditions
C
I/O
Input/Output Capacitance (SDA)
8
pF
V
I/O
= 0V
C
IN
Input Capacitance (A
0
, A
1
, SCL)
6
pF
V
IN
= 0V
Note: 1. This parameter is characterized and is not 100% tested.
Table 3.
DC Characteristics
(1)
Applicable over recommended operating range from: T
AI
=
–
40
°
C to +85
°
C, V
CC
= +1.8V to +5.5V; T
AE
=
–
40
°
C to
C
(2)
, V
CC
= +2.7V to +5.5V(unless otherwise noted).
Symbol
°
Parameter
Test Condition
Min
Typ
Max
Units
V
CC1
Supply Voltage
1.8
3.6
V
V
CC2
Supply Voltage
2.5
5.5
V
V
CC3
Supply Voltage
4.5
5.5
V
I
CC1
Supply Current
V
CC
= 5.0V
READ at 400 kHz
1.0
2.0
mA
I
CC2
Supply Current
V
CC
= 5.0V
WRITE at 400 kHz
2.0
3.0
mA
I
SB1
Standby Current
(1.8V option)
V
CC
= 1.8V
V
IN
= V
CC
or V
SS
0.2
µA
V
CC
= 3.6V
2.0
I
SB2
Standby Current
(2.5V option)
V
CC
= 2.5V
V
IN
= V
CC
or V
SS
0.5
µA
V
CC
= 5.5V
6.0
I
SB3
Standby Current
(5.0V option)
V
CC
= 4.5 - 5.5V V
IN
= V
CC
or V
SS
6.0
µA
I
LI
Input Leakage Current
V
IN
= V
CC
or
V
SS
0.10
3.0
µA
I
LO
Output Leakage
Current
V
OUT
= V
CC
or
V
SS
0.05
3.0
µA
V
IL
Input Low Level
(1)
–0.6
V
CC
x 0.3
V
V
IH
Input High Level
(1)
V
CC
x 0.7
V
CC
+ 0.5
V
V
OL2
Output Low Level
V
CC
= 3.0V
I
OL
= 2.1 mA
0.4
V
V
OL1
Output Low Level
V
CC
= 1.8V
I
OL
= 0.15 mA
0.2
V
Notes: 1. V
IL
min and V
IH
max are reference only and are not tested.
2. The AT24C128/256 bearing the process letter “B” on the package (the mark is located in the lower right corner on the top-
side of the package) are approved for operation in the extended temperature range.
4
AT24C128/256
0670T–SEEPR–3/07
+125
AT24C128/256
Table 4.
AC Characteristics – Industrial Temperatures
Applicable over recommended operating range from T
AI
=
–
40
°
C to +85
°
C, V
CC
= +1.8V to +5.5V, CL = 100 pF (unless oth-
erwise noted). Test conditions are listed in Note 2.
1.8-volt
2.5-volt
5.0-volt
Symbol
Parameter
Min
Max
Min
Max
Min
Max
Units
f
SCL
Clock Frequency, SCL
100
400
1000
kHz
t
LOW
Clock Pulse Width Low
4.7
1.3
0.4
µs
t
HIGH
Clock Pulse Width High
4.0
0.6
0.4
µs
t
AA
Clock Low to Data Out Valid
0.1
4.5
0.05
0.9
0.05
0.55
µs
t
BUF
Time the bus must be free before a
new transmission can start
(1)
4.7
1.3
0.5
µs
t
HD.STA
Start Hold Time
4.0
0.6
0.25
µs
t
SU.STA
Start Set-up Time
4.7
0.6
0.25
µs
t
HD.DAT
Data In Hold Time
0
0
0
µs
t
SU.DAT
Data In Set-up Time
200
100
100
ns
t
R
Inputs Rise Time
(1)
1.0
0.3
0.3
µs
t
F
Inputs Fall Time
(1)
300
300
100
ns
t
SU.STO
Stop Set-up Time
4.7
0.6
0.25
µs
t
DH
Data Out Hold Time
100
50
50
ns
t
WR
Write Cycle Time
20
or
5
(3)
10
or
5
(3)
10
or
5
(3)
ms
Endurance
(1)
25°C, Page Mode
100k or 1,000,000
(4)
Write
Cycles
Notes: 1. This parameter is characterized and is not 100% tested.
2. AC measurement conditions:
R
L
(connects to V
CC
): 1.3 k
Ω
(2.5V, 5V), 10 k
Ω
(1.8V)
Input pulse voltages: 0.3 V
CC
to 0.7 V
CC
Input rise and fall times:
≤
50 ns
Input and output timing reference voltages: 0.5 V
CC
3. The Write Cycle Time of 5 ms only applies to the AT24C128/256 devices bearing the process letter “B” on the package (the
mark is located in the lower right corner on the top side of the package).
4. The AT24C128/256 bearing the process letter “B” in the package (the mark is located in the lower right corner on the top
side of the package), guarantees 1 million write cycle endurance (1.8 – 3.6V).
5
0670T–SEEPR–3/07
[ Pobierz całość w formacie PDF ]
zanotowane.pl doc.pisz.pl pdf.pisz.pl charloteee.keep.pl
Features
•
Low-voltage and Standard-voltage Operation
– 2.7 (V
CC
= 2.7V to 5.5V)
– 1.8 (V
CC
= 1.8V to 3.6V)
Internally Organized 16,384 x 8 and 32,768 x 8
Two-wire Serial Interface
Schmitt Trigger, Filtered Inputs for Noise Suppression
Bidirectional Data Transfer Protocol
1 MHz (5V), 400 kHz (2.7V, 2.5V) and 100 kHz (1.8V) Compatibility
Write Protect Pin for Hardware and Software Data Protection
64-byte Page Write Mode (Partial Page Writes Allowed)
Self-timed Write Cycle (5 ms Max)
High Reliability
– Endurance: One Million Write Cycles
– Data Retention: 40 Years
Extended Temperature and Lead-free/Halogen-free
Devices Available
8-lead JEDEC PDIP, 8-lead JEDEC and EIAJ SOIC, 8-lead MAP, 8-lead TSSOP, 8-lead
SAP and 8-ball dBGA2
Packages
Die Sales: Wafer Form, Waffle Pack, and Bumped Wafers
Two-wire Serial
EEPROMs
128K (16,384 x 8)
256K (32,768 x 8)
Description
The AT24C128/256 provides 131,072/262,144 bits of serial electrically erasable and
programmable read only memory (EEPROM) organized as 16,384/32,768 words of 8
bits each. The device’s cascadable feature allows up to 4 devices to share a common
Two-wire bus. The device is optimized for use in many industrial and commercial appli-
cations where low power and low voltage operation are essential. The devices are
available in space-saving 8-lead JEDEC PDIP, 8-lead JEDEC SOIC, 8-lead EIAJ
SOIC, 8-lead MAP (24C128), 8-lead TSSOP, 8-lead SOIC Array Package and 8-ball
dBGA2 packages. In addition, the entire family is available in 2.7V (2.7V to 5.5V) and
1.8V (1.8V to 3.6V) versions.
AT24C128
(1)
AT24C256
(2)
Notes: 1. Not recommended for
new design; please
refer to AT24C128B
datasheet.
2. Not recommended for
new design; please
refer to AT24C256B
datasheet.
8-lead PDIP
8-lead TSSOP
Table 1.
Pin Configuration
Pin Name
Function
A0
A1
NC
GND
1
2
3
4
8
7
6
5
VCC
WP
SCL
SDA
A0
A1
NC
GND
1
2
3
4
8
7
6
5
VCC
WP
SCL
SDA
A0 - A1
Address Inputs
SDA
Serial Data
SCL
Serial Clock Input
8-lead SOIC
WP
Write Protect
8-lead MAP
NC
No Connect
A0
A1
NC
GND
1
2
3
4
8
7
6
5
VCC
WP
SCL
SDA
VCC
WP
SCL
SDA
8
7
6
5
1
2
3
4
A0
A1
NC
GND
GND
Ground
Bottom View
8-ball dBGA2
8-lead SAP
VCC
WP
SCL
SDA
8
7
6
5
1
2
3
4
A0
A1
NC
GND
VCC
WP
SCL
SDA
8
7
6
5
1
2
3
4
A0
A1
NC
GND
Bottom View
Bottom View
0670T–SEEPR–3/07
1
Absolute Maximum Ratings*
Operating Temperature.................................–55
°
C to +125
°
C
*NOTICE: Stresses beyond those listed under “Absolute
Maximum Ratings” may cause permanent dam-
age to the device. This is a stress rating only and
functional operation of the device at these or any
other conditions beyond those indicated in the
operational sections of this specification is not
implied. Exposure to absolute maximum rating
conditions for extended periods may affect device
reliability.
Storage Temperature ....................................–65
°
C to +150
°
C
Voltage on Any Pin
with Respect to Ground .................................... –1.0V to +7.0V
Maximum Operating Voltage .......................................... 6.25V
DC Output Current........................................................ 5.0 mA
Figure 1.
Block Diagram
2
AT24C128/256
0670T–SEEPR–3/07
AT24C128/256
Pin Description
SERIAL CLOCK (SCL):
The SCL input is used to positive edge clock data into each
EEPROM device and negative edge clock data out of each device.
SERIAL DATA (SDA):
The SDA pin is bidirectional for serial data transfer. This pin is open-
drain driven and may be wire-ORed with any number of other open-drain or open collector
devices.
DEVICE/ADDRESSES (A1, A0):
The A1 and A0 pins are device address inputs that are hard-
wired or left not connected for hardware compatibility with other AT24CXX devices. When the
pins are hardwired, as many as four 128K/256K devices may be addressed on a single bus
system (device addressing is discussed in detail under the Device Addressing section). If the
pins are left floating, the A1 and A0 pins will be internally pulled down to GND if the capacitive
coupling to the circuit board V
CC
plane is <3 pF. If coupling is >3 pF, Atmel recommends con-
necting the address pins to GND.
WRITE PROTECT (WP):
The write protect input, when connected to GND, allows normal write
operations. When WP is connected high to V
CC
, all write operations to the memory are inhib-
ited. If the pin is left floating, the WP pin will be internally pulled down to GND if the capacitive
coupling to the circuit board V
CC
plane is <3 pF. If coupling is >3 pF, Atmel recommends con-
necting the pin to GND.
Memory
Organization
AT24C128/256, 128K/256K SERIAL EEPROM:
The 128K/256K is internally organized as
256/512 pages of 64-bytes each. Random word addressing requires a 14/15-bit data word
address.
3
0670T–SEEPR–3/07
Table 2.
Pin Capacitance
(1)
Applicable over recommended operating range from T
A
= 25
°
C, f = 1.0 MHz, V
CC
= +1.8V.
Symbol
Test Condition
Max
Units
Conditions
C
I/O
Input/Output Capacitance (SDA)
8
pF
V
I/O
= 0V
C
IN
Input Capacitance (A
0
, A
1
, SCL)
6
pF
V
IN
= 0V
Note: 1. This parameter is characterized and is not 100% tested.
Table 3.
DC Characteristics
(1)
Applicable over recommended operating range from: T
AI
=
–
40
°
C to +85
°
C, V
CC
= +1.8V to +5.5V; T
AE
=
–
40
°
C to
C
(2)
, V
CC
= +2.7V to +5.5V(unless otherwise noted).
Symbol
°
Parameter
Test Condition
Min
Typ
Max
Units
V
CC1
Supply Voltage
1.8
3.6
V
V
CC2
Supply Voltage
2.5
5.5
V
V
CC3
Supply Voltage
4.5
5.5
V
I
CC1
Supply Current
V
CC
= 5.0V
READ at 400 kHz
1.0
2.0
mA
I
CC2
Supply Current
V
CC
= 5.0V
WRITE at 400 kHz
2.0
3.0
mA
I
SB1
Standby Current
(1.8V option)
V
CC
= 1.8V
V
IN
= V
CC
or V
SS
0.2
µA
V
CC
= 3.6V
2.0
I
SB2
Standby Current
(2.5V option)
V
CC
= 2.5V
V
IN
= V
CC
or V
SS
0.5
µA
V
CC
= 5.5V
6.0
I
SB3
Standby Current
(5.0V option)
V
CC
= 4.5 - 5.5V V
IN
= V
CC
or V
SS
6.0
µA
I
LI
Input Leakage Current
V
IN
= V
CC
or
V
SS
0.10
3.0
µA
I
LO
Output Leakage
Current
V
OUT
= V
CC
or
V
SS
0.05
3.0
µA
V
IL
Input Low Level
(1)
–0.6
V
CC
x 0.3
V
V
IH
Input High Level
(1)
V
CC
x 0.7
V
CC
+ 0.5
V
V
OL2
Output Low Level
V
CC
= 3.0V
I
OL
= 2.1 mA
0.4
V
V
OL1
Output Low Level
V
CC
= 1.8V
I
OL
= 0.15 mA
0.2
V
Notes: 1. V
IL
min and V
IH
max are reference only and are not tested.
2. The AT24C128/256 bearing the process letter “B” on the package (the mark is located in the lower right corner on the top-
side of the package) are approved for operation in the extended temperature range.
4
AT24C128/256
0670T–SEEPR–3/07
+125
AT24C128/256
Table 4.
AC Characteristics – Industrial Temperatures
Applicable over recommended operating range from T
AI
=
–
40
°
C to +85
°
C, V
CC
= +1.8V to +5.5V, CL = 100 pF (unless oth-
erwise noted). Test conditions are listed in Note 2.
1.8-volt
2.5-volt
5.0-volt
Symbol
Parameter
Min
Max
Min
Max
Min
Max
Units
f
SCL
Clock Frequency, SCL
100
400
1000
kHz
t
LOW
Clock Pulse Width Low
4.7
1.3
0.4
µs
t
HIGH
Clock Pulse Width High
4.0
0.6
0.4
µs
t
AA
Clock Low to Data Out Valid
0.1
4.5
0.05
0.9
0.05
0.55
µs
t
BUF
Time the bus must be free before a
new transmission can start
(1)
4.7
1.3
0.5
µs
t
HD.STA
Start Hold Time
4.0
0.6
0.25
µs
t
SU.STA
Start Set-up Time
4.7
0.6
0.25
µs
t
HD.DAT
Data In Hold Time
0
0
0
µs
t
SU.DAT
Data In Set-up Time
200
100
100
ns
t
R
Inputs Rise Time
(1)
1.0
0.3
0.3
µs
t
F
Inputs Fall Time
(1)
300
300
100
ns
t
SU.STO
Stop Set-up Time
4.7
0.6
0.25
µs
t
DH
Data Out Hold Time
100
50
50
ns
t
WR
Write Cycle Time
20
or
5
(3)
10
or
5
(3)
10
or
5
(3)
ms
Endurance
(1)
25°C, Page Mode
100k or 1,000,000
(4)
Write
Cycles
Notes: 1. This parameter is characterized and is not 100% tested.
2. AC measurement conditions:
R
L
(connects to V
CC
): 1.3 k
Ω
(2.5V, 5V), 10 k
Ω
(1.8V)
Input pulse voltages: 0.3 V
CC
to 0.7 V
CC
Input rise and fall times:
≤
50 ns
Input and output timing reference voltages: 0.5 V
CC
3. The Write Cycle Time of 5 ms only applies to the AT24C128/256 devices bearing the process letter “B” on the package (the
mark is located in the lower right corner on the top side of the package).
4. The AT24C128/256 bearing the process letter “B” in the package (the mark is located in the lower right corner on the top
side of the package), guarantees 1 million write cycle endurance (1.8 – 3.6V).
5
0670T–SEEPR–3/07
[ Pobierz całość w formacie PDF ]